Abstract: This paper presents a proposal for a four-context programmable optically reconfigurable gate array (PORGA) with a high-resolution reflective silver-halide holographic memory and a corresponding writer system. The PORGA demonstrates the capability of 4.6-11.5-s high-speed configuration context switching among four configuration contexts, which is 1000 times faster than that of conventional field programmable gate arrays (FPGAs).
Introduction
Recently, the use of field programmable gate arrays (FPGAs) is increasing drastically, with extension to mass production from smaller production scales [1] - [4] . However, progress in very large scale integration (VLSI) process technology, on which the FPGA is based, is slowing because the gate insulator thickness of transistors is approaching atomic scale [5] , [6] . Therefore, alternative methods to increase FPGA performance that are independent of process-technology progress are being explored [7] , [8] . Among such exploration methods, high-performance FPGAs extracting optical capabilities have been developed. Although mainstream optical FPGAs target optical communication and optical sensing [9] - [11] , some studies of VLSI accelerators and holographic FPGAs have been conducted. They can realize a larger virtual gate array than a physical gate array on a VLSI [12] - [18] .
A 51 272 gate count optically reconfigurable gate array (ORGA) VLSI has been presented in an earlier report [15] , which clarified the feasibility of high gate count ORGA-VLSI, as well as that of current FPGAs. In addition, an ORGA with 100 reconfiguration contexts has been developed [16] , and a nanosecond-order high-speed reconfiguration capability was demonstrated experimentally [17] , which means that a 100-times larger circuit than a physical gate array can dynamically be implemented on the gate array on an ORGA-VLSI at a much higher speed than FPGAs. As a result, ORGA architecture can yield a high-performance gate array that is superior to current FPGAs.
Moreover, recently, a programmable ORGA (PORGA) that can be programmed after its fabrication using a dedicated writer system, just like FPGAs, has been proposed [18] . The PORGA architecture can be programmed easily merely by being set onto a dedicated writer system, as with a conventional programmable read only memory (PROM) writer [19] . However, the performance of a conventional PORGA, with its reconfiguration speed of 37.4-66.5 ms and its single configuration context, is insufficient because of the resolution limitation of its holographic memory. Its performance is inferior to that of non-PORGAs and current FPGAs, which have a single configuration context and reconfiguration speeds of several hundreds of milliseconds. In addition, since the demonstration of the PORGA device was based on a volatile holographic memory device or an optically addressed parallel-aligned nematic-liquid-crystal spatial light modulator (LC-SLM), the results have never demonstrated a stand-alone function of a PORGA device while disconnected from a writer system. This paper therefore presents a proposal for a four-context PORGA with a high-resolution reflective silver-halide holographic memory and a corresponding writer system. The PORGA can execute 4.6-11.5-s high-speed configuration context switching among four configuration contexts, which is 1000 times faster switching than that of current FPGAs. Furthermore, this paper describes a demonstration of a stand-alone PORGA device without a writer system. Finally, this paper presents a comparison of the future performance of the multicontext PORGA and current FPGAs.
PORGA Architecture and a Corresponding Writer System

PORGA Architecture
A PORGA device is constructed using a reflective holographic memory, a gate array VLSI, and a laser diode array [18] . A package overview is depicted in Fig. 1 . The PORGA device has a window on the top of the package. A holographic memory is placed at the backside of the window, as shown in Fig. 2 . When a PORGA device is programmed, the PORGA device is set to a writer system. On the writer system, the holographic memory of the PORGA device is programmed through the window on the top of the PORGA package. At that time, numerous reconfiguration contexts are memorized onto the holographic memory. Once the numerous reconfiguration contexts are recorded on the holographic memory, the PORGA device can be removed from the writer system. Then, the PORGA device works in stand-alone mode. The PORGA device functions as well as conventional ORGAs while its gate array is dynamically reconfigured with numerous reconfiguration contexts [15] - [18] .
Conventional PORGA Issue
The reconfiguration performance of the conventional PORGA device [18] was lower than that of conventional non-PORGAs because of the resolution limitation of its holographic memory [15] - [17] . That limitation is mainly attributable to the resolution limitation of the conventional PORGA writer system. For example, when a conventional PORGA device is programmed using a conventional PORGA writer system, the PORGA device is first set to the PORGA writer system. Then, a holographic memory pattern used for programming the PORGA device is calculated on a personal computer, corresponding to the resolution of an LC-SLM implemented on the writer system. The computer-generated holographic memory pattern including several configuration contexts is implemented onto the LC-SLM, and a holographic memory pattern generated by the LC-SLM is programmed onto a PORGA device through an imaging lens with 1.0 magnification. Therefore, in the conventional PORGA writer system, the resolution of the holographic memory that is writable for the PORGA device was determined by the pixel size and the number of pixels of the LC-SLM and the imaging lens magnification. Of course, the resolution of the holographic memory can be improved by increasing the imaging lens magnification. However, increasing the imaging lens magnification decreases the number of recordable reconfiguration contexts since the total number of pixels of the LC-SLM is constant. A tradeoff relation exists between the resolution of the holographic memory and the number of reconfiguration contexts. Therefore, the writer construction was first refined to remove that important limitation.
New Writer Construction
This paper presents a new imaging lens-less writer system for PORGA devices. A block diagram of the new writer system including an inserted PORGA device is presented in Fig. 3 . The upper side is the writer component; the lower side is the PORGA device. The writer part is constructed using a 
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Four-Context PORGA With Holographic Memory collimated laser source, an LC-SLM, and a shutter device. In this system, two-beam interference by an object or a configuration context beam and a reference beam is used. Both beams are generated at the same optical axis. The entire LC-SLM is programmed to be a weak transparent condition. Additionally, the configuration context pattern is displayed on the same LC-SLM. Here, the distance between an LC-SLM inside the writer system and a holographic memory inside a PORGA device is designed as the same distance between the holographic memory and an ORGA-VLSI inside the PORGA device. When programming a PORGA device, a configuration context pattern is displayed onto the writer's LC-SLM as a binary pattern. In addition, a reference beam is generated from the same LC-SLM by adding a certain constant value onto the binary configuration context pattern.
Here, the result is that binary state highs or bright points on a configuration context pattern have the maximum intensity. In addition, binary state lows or dark areas on the configuration context pattern have a certain intensity level as a reference beam. Both beams are interfered and recorded on a holographic memory inside a PORGA device. In a conventional writer system, although heavy calculation for generations of holographic memory patterns is necessary before recording operations, this proposed system never requires such heavy calculation to program a PORGA device. In addition, the resolution of holographic memory inside a PORGA device is independent of the resolution of an LC-SLM inside a writer system. Therefore, the storage capacity of a highresolution holographic memory on a PORGA device can be extracted at the maximum. The only additional point is the use of a shutter device. When implementing numerous configuration contexts, each holographic memory pattern for a configuration context is recorded in a different area of the holographic memory. The shutter device chooses recording areas on a holographic memory inside a PORGA device. All configuration context patterns are programmed sequentially in the same manner.
Experimental System
Writer Part
An entire optical system is presented in Fig. 4 . A photograph of a writer system is shown in Fig. 5 . The writer system was constructed using LC-SLMs, lenses of focal lengths of 200 mm and 100 mm, and a 632.8-nm, 30-mW He-Ne laser (05-LHP-925; Sigma Koki Co., Ltd.). The collimated laser beam is incident to the LC-SLM. The LC-SLM image is scaled down to a half size and is incident to a holographic memory material of a PORGA device. The distance between the LC-SLM and a holographic memory of a PORGA device was designed as 150 mm. The LC-SLM is used to display a configuration context pattern and to generate a reference beam. The LC-SLM is a The LC-SLM is connected to the evaluation board (L3B07X-E10A; Seiko Epson Corporation). The board's video input is connected to the external display terminal of a personal computer. A shutter device is used to switch the recording areas on a holographic memory of a PORGA device placed close to the holographic memory of a PORGA device. For this experiment, although a shutter device should be an LC-SLM, because of hardware resources, thin aluminum and paper shield material was used. Programming for the LC-SLMs is executed by displaying a certain pattern with 256 gradation levels on the personal computer display. In this experiment, each bright bit of binary state high on a configuration context was designed as a 2 Â 2 pixel ð28 m Â 28 mÞ with maximum graduation level (255), as shown in Fig. 6(a)-(d) . The distance between bits was designed as 12.86 pixels (180 m). The reference beam intensity was adjusted to the 0 level, which includes a slight amount of leakage light. 
PORGA Part
A PORGA device consists of a 632.8-nm, 30-mW He-Ne laser (05-LHP-925; Sigma Koki Co., Ltd.), a nonvolatile silver-halide holographic memory, and an ORGA-VLSI. The resultant optical system is presented in Fig. 7 . Here, the light source for a configuration procedure is a collimated 632.8 nm He-Ne laser. In this case, since four configuration contexts were implemented, four lasers were necessary for four configuration procedures. However, because of hardware resources, the laser described above was shared for the four configuration procedures. When a reconfiguration procedure is executed, the laser beam is incident to the nonvolatile silver-halide holographic memory through a polarizing beam splitter. Then, the beam including configuration context information is reflected on the nonvolatile silver-halide holographic memory and is incident to the ORGA-VLSI. The ORGA-VLSI was placed 150 mm distant from the nonvolatile silver-halide holographic memory. The silver-halide holographic memory is PFG-01 silver film (Chuo Precision Industrial Co. Ltd.). The hologram material is 12.7 cm Â 10 cm, but we used only four 4 mm Â 7 mm areas for this experiment, as depicted in Fig. 8 . The hologram material coating thickness was 6-7 m. The recording particle was smaller than 40 nm. For this experiment, the exposure time and power were set, respectively, to 360-420 s and 240 nW. The ORGA-VLSI was fabricated using a 0.35-m, three-metal, 4:9 Â 4:9 mm 2 complementary metal-oxide semiconductor (CMOS) process chip [17] . Fig. 7 . PORGA device with a silver-halide holographic memory. Voltages of the core and input/output cells were designed identically using 3.3 V. Photodiodes were constructed between an Nþ diffusion layer and a P-substrate. In this fabrication, the distance between each photodiode was designed as 90 m. Each of the 340 photodiodes is 25:5 Â 25:5 m 2 to ease the optical alignment. The configuration context size is 20 Â 17 bits. The gate array's gate count is 68. The gate array of the ORGA-VLSI uses an island style. The basic functionality of a gate array is fundamentally identical to that of currently available FPGAs. The block diagram of an optically reconfigurable logic block is presented in Fig. 15(a) . Each optically reconfigurable logic block consists of a four-input one-output lookup table (LUT), a delay-type flip-flop, and photodiodes. Also, the block diagram of an optically reconfigurable switching matrix is shown in Fig. 15(b) . Its basic construction is the same as that used by Xilinx Inc. The switching matrices consist of transmission gates and photodiodes. Results of preliminary experiments confirmed that the ORGA-VLSI itself can be reconfigured in nanoseconds. NAND circuit generated from the upper left side holographic memory region, an XOR circuit generated from the upper right side holographic memory region, a NOR circuit generated from the lower left side holographic memory region, and an OR circuit generated, respectively, from the lower right side holographic memory region. Fig. 10 . Timing diagram of a NAND circuit reconfiguration procedure.
Experimental Results
For this experiment, a NAND circuit, an XOR circuit, a NOR circuit, and an OR circuit were implemented. The configuration context patterns are shown in Fig. 6(a)-(d) . These configuration context patterns were displayed on the LC-SLM in a writer in turn. Corresponding mask patterns were also placed, respectively on the shutter device positions in the writers in turn. By using both patterns, four regions of the nonvolatile silver-halide holographic memory were recorded. The recorded holographic memory pattern is presented in Fig. 8 . A NAND circuit, an XOR circuit, a NOR circuit, and an OR circuit were recorded, respectively, on the silver-halide holographic memory at the upper left side, at the upper right side, at the lower left side, and at the lower right side. Each configuration procedure was executed by turning the laser source on at the read-out side of the silver-halide holographic memory. The configuration context patterns generated by the silver-halide holographic memory are portrayed, respectively, in Fig. 9(a)-(d) . Such configuration contexts were programmed onto the ORGA-VLSI. All configurations were completed in a stand-alone mode. The reconfiguration times of the NAND circuit, the XOR circuit, the NOR circuit, and the OR circuit were measured as 4.6 s, 4.5 s, 11.5 s, and 3.4 s, as shown in Figs. 10-13 , respectively, using a 500-MHz oscilloscope with four analog input channels and a 16-bit logic analyzer function (DL7100; 
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Four-Context PORGA With Holographic Memory Yokogawa Electric Corporation). Here, the reconfiguration time is defined as the period from the start of activation of a gate signal ðRefreshÞ of refresh transistors to charge the junction capacitance of photodiodes until the rising of the configuration clock signal (Configuration Clock) to latch the photodiode sensing result. The reconfiguration speed is 1000 times faster than that of conventional FPGAs [1] - [3] and is the same as those of conventional non-PORGAs [12] - [18] . The logic signals of two inputs and one output of the NAND circuit, the XOR circuit, the NOR circuit, and the OR circuit were also measured using the logic analyzer function of the oscilloscope. The maximum pin-to-pin delay was 15.0 ns, Moreover, to estimate the performance of an optically reconfigurable logic block, a threestage ring oscillator was programmed. The block diagram of the three-stage ring oscillator is shown in Fig. 14(a) . The three-stage ring oscillator is constructed using three inverters on LUTs of optically reconfigurable logic blocks and transmission gates on optically reconfigurable switching matrices (see Fig. 15 ). The frequency of oscillation of the ring oscillator is 69.76 MHz. Results confirmed that an operation implemented on a single LUT can be executed at a clock frequency higher than 209.28 MHz. In the case of commercially available XC4000XL-3 (Xilinx Inc.), which uses the similar 0.35-m CMOS process [4] , the maximum delay of the implementation was presented as 3.3 ns. Therefore, although the performance of commercial FPGAs is superior to that of the ORGA-VLSI, the difference is based only on design methods: commercial FPGAs are designed as full-custom VLSI; the ORGA-VLSI's logic block was designed using a standard cell based design. If an ORGA-VLSI is designed as a full-custom VLSI and takes the logic block with the same structure, then the performance can be improved to the same level. Furthermore, 357 reconfiguration contexts can be stored on a 50 mm Â 50 mm holographic memory used for this system. In this case, the number of reconfiguration contexts (357) is larger than for any other multicontext device. Consequently, this architecture can realize numerous reconfiguration contexts in the future.
Conclusion
This paper has presented a four-context PORGA with a high-resolution reflective silver-halide holographic memory and a corresponding writer system. The PORGA demonstrates a 4.6-11.5-s high-speed configuration context switching in a stand-alone mode, which is the same as those of conventional non-PORGAs and is 1000 times faster than that of conventional FPGAs, among four configuration contexts. Of course, the size of the current PORGA is larger than those of currently available FPGAs. In the case of using semiconductor lasers, the size is estimated as about 150 mm Â 130 mm Â 100 mm. The size reduction is a future work. In addition, future work will be undertaken to increase the allowable number of reconfiguration contexts in a PORGA device by introducing 3-D holographic memory technology.
